ABSTRACT In this paper, a resonant gate driver for silicon carbide power MOSFET is proposed. This resonant gate driver contains four N-MOSFETs, a resonant inductor, and a capacitor. The proposed gate driver recycles the energy which is stored in the gate capacitor of the SiC MOSFET. The gate drive losses of the resonant gate driver are reduced greatly, and the switching frequency can reach MHz. The design and the loss analysis are introduced in this paper. Finally, the simulation model and the experimental platform of the resonant gate driver are built to validate the theoretical analysis. Both the simulation and experiment results are provided to verify the feasibility and high performance of the proposed resonant gate driver.
Recently, SiC MOSFET has been widely used on motor driving, switching power supply and grid-tied inverter due to the performances of high thermal conductivity, high voltage pressure and lower on-state resistance (R DS(on) ) [1] [2] [3] [4] [5] . The SiC MOSFET may work under extremely high frequency and the switching frequency can reach MHz. However, the gate drive losses of the SiC MOSFET cannot be ignored and serious consequences such as overheating might happens to the gate drive circuit under certain high frequency applications, since the gate drive losses are proportional to switching frequency. Then the design of gate driver for the SiC MOSFET is quite important to widen and promote the applications of the wide-band power devices.
The power losses of the gate driver can be expressed as
where, Q g is the total gate charge of the SiC MOSFET, f s is the switching frequency, V CC and V EE are the gate voltage of the SiC MOSFET during turn-on and turn-off, respectively. The conventional gate driver of the SiC MOSFET is shown in Figure 1 , where the gate drive energy is consumed on the gate resistor R g [6] , [7] . In order to reduce the gate drive losses, many schemes have been proposed using auxiliary components to recover gate energy [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] . Resonant gate driver has been put forward by using an inductor which is connected in series in drive circuit to recycle the energy [8] [9] [10] [11] [12] [13] . This resonant gate driver can reduce the drive losses, but only positive voltage is provided and then this driver cannot switch off the SiC MOSFET reliably, especially in high frequency applications. In [14] , a resonant gate driver with gate voltage feedback loop is given and can keep the gate voltage stable, but it only provides positive voltage also. The resonant gate driver with full-bridge configuration, which provide both positive and negative voltage are proposed in [15] , [16] . However, the negative voltage is equal to the positive voltage, and it is not suitable to the SiC MOSFET since it only needs small negative voltage to turn off the device.
To meet the drive requirements of the SiC MOSFET, a voltage level shifting circuit is proposed in [17] , where the voltage of resonant gate driver is adjusted to suitable value of the gate voltage for the SiC MOSFET. However, the gate voltage will be distorted under high switching frequency. The resonant gate drivers in [7] and [18] , [19] have dual power supply, and can provide suitable drive voltage during turn-on or turnoff process for the SiC MOSFET. In [20] , a capacitor is used to replace negative power supply and provide negative drive voltage. In this paper a new resonant gate driver is proposed for the SiC MOSFET, which can achieve high efficiency especially in high frequency applications. In this paper, the resonant gate driver is put forward and the operation principle is introduced in section II. The design and loss analysis of the resonant gate driver are discussed in section III. Section IV and Section V present the simulations and experimental validations, respectively. Finally, the conclusions are given in section VI.
II. RESONANT GATE DRIVER
The circuit structure of the proposed resonant gate driver for the SiC MOSFET is shown in Figure 2 . It contains four N-MOSFETs S 1 -S 4 , resonant inductor L r and capacitor C r . Here dual power supply is adopted which is similar as [7] and [18] , [19] , however less reactive component is used than [7] and [18] [19] [20] . The main waveforms in resonant gate driver are shown in Figure 3 . By switching the auxiliary MOSFET S 1 -S 4 sequentially, the effective driving of SiC MOSFET can be realized. Figure 4 shows the operation modes of the resonant gate driver, where total 8 modes are shown during a switching cycle. Eight modes appear in sequence according to the order of time t 0 -t 7 , as shown in Figure 4 (a)-(h). The details of these modes are discussed as follows. It is shown in Table 1 that the proposed resonant gate driver do not have the disadvantages of other resonant gate drivers, and it is suitable for high frequency applications.
III. DESIGN AND LOSS ANALYSIS
The losses are the main consideration for design of the resonant gate driver. The selection of L r and C r is most important during the design process which will affect the performance and be related to the losses of the gate driver.
A. SELECTION OF L r AND C r
Assuming that the pre-charging time of inductor is t M , the voltage across the inductor is (V Cr -V EE ), as shown in Figure 4 (a). t N is the time interval where energy stored in L r is fed back to power source, and the voltage across the inductor is (V CC -V Cr ), which is shown in Figure 4 (c). According to the volt-second balance characteristics of the inductor, the following equation can be obtained.
Assuming t M = t N , the voltage of C r can be obtained from (2) . Then it has
During the inductor pre-charging stage, the ripple of the capacitor voltage can be calculated by
So C r is determined by (4) . It is
Then the resonant inductor L r in (5) can be calculated by
where t res is the rise time of V GS . At the same time, the inductance of L r should be selected to make the turn-on speed (t r ) of SiC MOSFET less than 3% of the total switching period (T ). Then it has
where C iss is the gate capacitor of the SiC MOSFET. Thus, L r should be designed as following equation.
According to (6) and (9), the resonant inductor L r in proposed gate driver is determined.
B. LOSS ANALYSIS
The losses of gate drive can be calculated according to the selected parameters of L r and C r . The total gate drive losses of resonant gate driver (P g ) consists of the drive losses of S 1 -S 4 (P gs ), conduction losses in drive circuit (P cond ), switching losses of S 1 -S 4 (P sw ) and the losses of L r (P Lr ).
Drive losses of S 1 ∼ S 4 can be calculated as
where 
When the circuit is in mode 2 and mode 6, i Lr in resonant gate driver can be expressed as (12) where ω is angular frequency of the current and can be express as
The R eq in (11) and (12) are 2R ds and R g +R ds respectively. R ds is the on-resistance of S 1 -S 4 . R g is the internal gate resistance of the SiC MOSFET.
Conduction losses in drive circuit (P cond ) contain two parts. One part is the loss of equivalent resistance R eq (P Req ), the other is the loss of Diode (P D ). Then it has P cond = P R eq + P D (14) The loss of R eq can be expressed as
The loss of P D can be express as
where, T s is the period of switching cycle. V D is the positive conduction voltage of diode. S 1 and S 2 are operated under ZVS, while S 3 and S 4 are operated under ZCS. So the switching losses of S 1 -S 4 (P sw ) can be ignored in this paper.
The losses of L r contain copper loss (P cop ) and core loss (P cor ). They are P L r = P cop + P cor (17) where copper loss can be calculated by (18) where R ac is resistance of L r , I Lr_RMS is RMS value of inductor current.
The core loss of L r can be obtained from (19) where, K 1 is the core material constant, f is the frequency, B is the peak magnetic flux density, x is the index of frequency, y is the index of magnetic flux density, V e is the effective core volume. So the total gate drive losses P g can be express as
FIGURE 5. The losses of resonant gate driver and conventional gate driver.
The losses of resonant gate driver and conventional gate driver are calculated and compared, as shown in Figure 5 . Comparing to the conventional gate driver, the losses of the resonant gate driver are reduced obviously. As the frequency increases, the losses increase in both driver, however about 50% losses are reduced in the resonant gate driver.
IV. SIMULATIONS
To verify the validity and feasibility of the resonant gate driver proposed in this paper, the simulations are carried out, where Pspice software is used. By using the design of the circuit introduced in section III. The parameters of resonant gate driver adopted in simulations are listed in Table 2 . The simulation results of the resonant gate driver are shown in Figure 6 . It contains the gate voltage of S 1 -S 4 , inductor current i L , the gate current (i g ) of the SiC MOSFET. It shows that the results agree with theoretical analysis well. Figure 7 shows the gate voltage V GS of the SiC MOSFET, where the rise time and fall time of the gate voltage are both VOLUME 6, 2018 25 ns, and then high frequency drive for the SiC MOSFET might be realized. The gate voltage of the SiC MOSFET is 20 V for turn-on process and −4 V for turn-off process. Then the SiC MOSFET can be turned on and turned off reliably. Figure 8 shows the simulation results of the voltage across the capacitor, where V Cr is the voltage across the capacitor C r . V Cr can keep voltage balance during the one period of switching cycle, and the value of voltage is the same as that calculated in (3). Figure 9 shows the waveforms of V GS and I D of S 1 and S 2 . It shows that S 1 and S 2 can be operated under ZVS at both turn-on and turn-off process. So, the drive losses can be greatly reduced.
V. EXPERIMENTAL VALIDATIONS
Based on the simulations, the experimental platform of the resonant gate driver is built, as shown in Figure 10 . It contains DSP controller, resonant gate driver, external power supply and isolated power supply for the SiC MOSFET. External power supply provides power for optocoupler and isolated power supply. Isolated power supply can generate positive voltage V CC and negative voltage V EE for the resonant gate driver. Figure 11 shows the drive pulses of S 1 -S 4 . The drive signal of the SiC MOSFET is mainly divided into four stages: pre-discharging stage, clamped turn-off state, pre-charging stage and clamped turn-on stage. Figure 12 shows the waveforms of V GS and I g in the SiC MOSFET. Due to the presence of stray inductance on the driving circuit, the gate voltage has spikes and oscillations under 1MHz. The gate drive current in experiment is 2 A, and it meets the requirement of the SiC MOSFET. In order to reduce the voltage spikes of the gate voltage, the gate clamped circuit can be parallel connected to the gate of the SiC MOSFET. The gate clamped circuit may be composed of Zener diodes with reverse polarity. The experiment results with gate clamped circuit in Figure 14 show that the forward gate voltage is reduced from 25 V to 24 V and the reverse gate voltage is reduced from 12 V to 9.4 V. So the drive voltage is optimized by parallel connecting the gate clamped circuit to the gate of the SiC MOSFET. Figure 14 shows the output voltage of conventional gate driver at 150 kHz and 1 MHz. The experiment results show that conventional gate driver works effectively at 150 kHz. However, the drive pulse of the SiC MOSFET is distorted when the switching frequency reaches 1 MHz. The gate drive signal is no longer a rectangular wave and cannot meet the basic requirements of the SiC MOSFET. Figure 15 and Figure 16 show the gate-to-source voltage V GS and drain-to-source voltage V DS of S 1 and S 2 , respectively. The voltage oscillations are normally existed during the switching period because of high frequency and stray inductance. The MOSFET S 1 and S 2 can achieve the ZVS operation during turn-on and turn-off process. Figure 17 shows measured power losses of the resonant gate driver and the conventional gate driver under 1 MHz. VOLUME 6, 2018 Here the core losses and switching losses are neglected due to the air core inductor is used and soft switching operation of S 1 -S 4 is realized. The total power losses of the resonant gate driver are reduced to 0.342W, which improves the efficiency of gate driver greatly.
The experiment results show that the resonant gate driver proposed in this paper has good performances in high frequency and owns higher efficiency than the conventional gate driver.
VI. CONCLUSION
In this paper, a new resonant gate driver for the SiC MOSFET is proposed, which may provide suitable negative gate voltage and operate with high noise immunity and high frequency. The resonant inductor is used to recover the energy which is stored in the gate capacitor of the SiC MOSFET. The operation principle of the resonant gate driver is introduced. The design of main circuit devices is discussed and the drive losses of the gate driver are analyzed. The simulations and experimental validations are carried out to verify the performances of the proposed resonant gate driver. The proposed resonant gate driver has many advantages, such as higher operation frequency and reduced gate drive losses. 
